Ceatech to industry

leti

# 3D TECHNOLOGY FOR IMAGING SENSOR AT CEA-LETI

Gabriel Parès April 2015 | LAL presentation



#### LETI CONFIDENTIAL

G. Parès / CEA-Leti






- Leti brief overview
- Post-processing Leti 3D technology modules state of the art & development
  - Chip's Interconnections : micro-bumps/pillars
  - Chip intra-connections: TSV
- 3D examples: imaging sensor application
  - Image sensor for visible
  - Image sensor for high energy particles
- Conclusion


Ceatech LETIAT A GLANCE





#### LETI CONFIDENTIAL

# Imaging @ LETI – a global offer




Ceatech




# WHY DO WE NEED 3D INTEGRATION ?

## To solve the following issues :

- Form factor decrease :
  - X & Y axis
  - Z axis
- Performances improvement
  - Decrease R, C, signal delay
  - Increase device bandwidth
  - Decrease power consumption
- Heterogeneous integration
  - Integration of heterogeneous components in the same system
- Cost decrease
  - Si surface decrease
  - Reuse of existing Packaging,
    BEOL & FEOL lines






#### LETI CONFIDENTIAL



## **3D Technological modules :**


- Through Silicon via (TSV)
- Redistribution layer (RDL) •
- Under Bump Metallization (UBM) •
- 3D Interconnections: µbump/µpillar •
- Wafer bonding: temporary or permanent •
- Wafer thinning •
- Components stacking
- Wafer level packaging






# **THE 3D INTERCONNECTIONS**

# leti







## THE GENERIC TOOLBOX FOR 3D



THE DIE-TO-DIE VERTICAL INTER-CONNECTIONS: MICRO-BUMP/MICRO PILLARS/UBM

# **Usual Bumping Technologies and Pitches**





Galvanic growth (electroplating) is the most suited technology to make fine-pitch bumps at the wafer level with a high aspect ratio. High aspect ratio bumps are useful to get more "elasticity" for reliability. C<u>opper</u> <u>pillars</u> (made by electroplating) are increasingly being used for flip chip BGA as the first level interconnect technology of choice.

Copyrights © Yole Développement SARL. All rights reserved.




2011.11

Courtesy of Nexx

# Ceatech STANDARD FLIP CHIP STACKING OPTIONS




#### Solder balls with UBM on both dies



UBM Ti/Ni/Au (PVD/ECD) or Ni/Pd/Au (eless) ——— Solder balls (Pb, Pb free) Example : Medipix

UBM Ti/Ni/Au (PVD/ECD) or Ni/Pd/Au (eless)
 Usual pitch limited to 140 μm (70/70)
 feasibility proven ~ 70 μm (omegapix)

#### µbump and UBM, usually µbump are on top chips




Micro-bumps Cu/SnAg ECD

Example : FEI4/sensor

UBM Ti/Ni/Au (PVD/ECD) or Ni/Pd/Au (eless)

Usual pitch limited to 40 µm (20/20) feasibility proven ~ 20 µm

#### µbump and µpillar (or Cu post), usually µbump are on top chips



CMOS/CMOS


Micro-bumps Cu/SnAg ECD

Micro pillars Cu only or wit cap option (Ni, SnAg or Ti/Au)

Usual pitch limited to 40 µm (20/20) feasibility proven ~ 20 µm

#### LETI CONFIDENTIAL

# MICRO-BUMPS PORTFOLIO VS CMOS NODES




LETI CONFIDENTIAL

Ceatech

# Ceatech PROCESS OF THE SOLDER BUMPS

Semi-additive electroplating growth:

- Full sheet seed PVD deposition Ti-Cu
- Photolithography with thick resist (>0 or <0)</li>
- Electroplating of the metals: Cu-(Ni)-SnAg- (Au)
- Resist stripping
- Seed wet/dry etching
- Reflow




From C. Ribière CEA-Leti 2015

Challenges for fabrication of microbumps << Ø20µm:

- New thick resist with better definition
- Limitation of the seed layer under-etching
- Control of the IMC Cu/SnAg for reliability (mechanical and EMG)

# Ceatech THE IMC FORMATION DURING REFLOW CYCLE

- Copper diffuses inside SnAg
- Formation of Cu<sub>6</sub>Sn<sub>5</sub>
- Formation of some voids (Kirkendall) at the interface and of Ag<sub>3</sub>Sn precipitates : can lead to reliability issue



From C. Ribière CEA-Leti 2015




3D for imaging sensors | Gabriel Parès April 2015

ett

# Ceatech EFFECT OF X REFLOWS



- Growth of IMC CU<sub>6</sub>Sn<sub>5</sub> and creation of Cu<sub>3</sub>Sn phase.
- Increase of Kirkendall voids at Cu<sub>3</sub>Sn interface




From C. Ribière CEA-Leti 2015

LETI CONFIDENTIAL

# Ceatech THE EFFECT OF NI INTERLAYER

leti

- Only Ni<sub>3</sub>Sn<sub>4</sub> IMC with slow reaction.
- No Kirkendall voids.
- But Ni<sub>3</sub>Sn<sub>4</sub> IMC is more fragile // Cu<sub>6</sub>Sn<sub>5</sub> (literature) : impact on reliability needs to be more studied for small diameters




Depotion ECD Cu/Ni/SnAg

From C. Ribière CEA-Leti 2015

#### LETI CONFIDENTIAL

Mag



Det Mag


01/22/15

Spot E-Beam

From C. Ribière CEA-Leti 2015

#### **LETI CONFIDENTIAL**

Det Mag 01/22/15 Spot E-Beam FWD CDM-E 8.00 kX 17.49.31 3 15.0 kV 4.806




# Ceatech FINE PITCH INTERCONNECTION WITH HTUBES


#### • Available technologies for fine pitches interconnections :

- Micro tubes pitch 10µm
  - Applications : IR sensors for defense and space
  - Room temperature assembly using thermo-compression
  - Multi materials approach possible for insertion : In / Au / Al / Cu
  - Reliable demonstration for XGA detector (10µm pitch)
  - Developments on going for ultra low pitches (5 μm)

10 µm


capillary underfill / pre underfill under developement





Connect. Yield		Shorts 0%		CH103 Mean R.= 180 mil			Rmin (m£2)		Rmax (mill)	
				Forc	e 8 n	nN 301		COLUMN 1	254	
Conne	ction )	yield (	%)	21112	1.13	Good		10.15		
300	100	100	100	100	100	1000	connects londing rea			
10	100	100	100	100	100	- 10	-	1000		-
500	100	100	100	100	100	8.		18	~	
300	100	100	100	100	100		- 41		(	-
500	100	100	100	100	100		-	r	-	
500	100	100	100	100	100			100	2001 (Chrol) and	
300	100	100	100	100	300		ploned			


Figure 13: Connection yield/access resistance (8mN)



10 µm

#### LETI CONFIDENTIAL

10 µm pitch




15 µm pitch micro-balls

LETI CONFIDENTIAL


3D for imaging sensors | Gabriel Parès April 2015




## DIRECT BONDING FOR ULTRA LOW PITCH INTERCONNECTION




Direct bonding WtW or DtW Composite Cu/SiO2 interface



SEM of bonded patterned structure (hybrid oxidemetal) at 400°C



transmission electron imaging of the copper pad bonding





Perfect ohmic contact: 22.5mΩ.µm2

(Equivalent to bulk copper) Measured resistance of 29422 interconnect daisy chain:

→88.5% yield, 1,2% standard deviation


#### → Roadmap to Pitch lower than 2 µm, In Progress

Post bonding annealing	Min (Ω)	Max (Ω)	Average resistance (Ω) DC5	Standard deviation (%)
400°C for 2h	2162	2291	2202	1.18

Source: "200°C direct bonding copper interconnects : Electrical results and reliability", L. Di Cioccio et al, IEDM 2011


# 2 die bonding techniques with copper pillars

### Thermal Bonding



- Fluxing fllowed by device level reflow soldering.
- Post bond underfill (capillary or MUF)
- High bonding accuracy (pitch > 70µm for capillary and 120µm for MUF)
- uph = 2000-3000
- Applications:
  - Low cost flip chip (especially in mobile applications)
  - Flip chip on leadframes (PMUs, power devices)

## **Thermo Compression Bonding**



- No fluxing, thermo compression with local reflow
- NUF (pre-bond underfill)
- Very high bonding accuracy. Pitch down to 20µm in the coming years
- uph=500
- Applications:
  - Low cost flip chip with high IO density
    - On current CSP and BGA substrates
    - On coreless substrates
    - Silicon to silicon microbumping

Copyrights © Yole Développement SARL. All rights reserve


#### LETI CONFIDENTIAL



UNDERFILL Leti

<u>Underfill</u> = material filling the gap created by interconnections between two parts (chip or substrate) Used for different purposes:


- physical barrier to moisture to avoid corrosion
- filling the air gap around the interconnections before overmolding
- Iowering strains and stresses in the interconnections when subjected to thermo-mechanical fatigue



Cea<u>tech</u>

## UNDERFILLING TECHNIQUES DEVELOPMENT






LETI CONFIDENTIAL

THE INTRA CHIP CONNECTIONS: THROUGH SILICON VIA (TSV)

VIA LAST TECHNOLOGY FOR POST-PROCESSING 3D INTEGRATION Ceatech

## TSV : VIA-LAST, VIA-FIRST OR VIA-MIDDLE ... ARE APPLICATION DEPENDANT






LETI CONFIDENTIAL




## **TSV-LAST PORTFOLIO**






#### **TSV morphological & electrical results**




TSV geometry	R (mΩ)	C (pF)	Elec. Yield	Insul. (MΩ)	I <sub>leak</sub> (A)
TSV <sub>60 / 120</sub>	19.1	0.82	100 %	> 100	1.3 10 <sup>-9</sup> <b>@ 10V</b> 3.1 10 <sup>-9</sup> <b>@ 50V</b>

**TSV characteristics** 

# \_\_\_\_\_





#### **Electrical tests results**

LETI CONFIDENTIAL


# Ceatech

# VIAS LAST / MEDIUM DENSITY ISOLATION/METALLIZATION



Isolation and Metallization : due to temporary bonding technique use of low temperature processes (< 250°C / < 200 °C) is required

Isolation dielectric : Low temperature CVD SiON with high conformity deposition (~50%)




Source : K. Crofton / Aviza / Semicon 2009

Electroplating

<200°C MOCVD TiN Barrier

- Cu liner or Cu filling
- Choice of electrolyte : 2 or 3 additives
- DC or pulse current
- Hydrodynamic conditions

- Barrier / seed layer deposition :
  - PVD → AR <= 2:1</p>
  - MOCVD Ti/Cu deposition → AR > 2:1




#### **LETI CONFIDENTIAL**

Ceatech

# **TSV-LAST PORTFOLIO**









## VERTICAL PASS-THROUGH CONNECTING TECHNOLOGY - CURRENT DEVELOPMENT





# **TSV Last : high reliability driven**

- Increased Si thickness with High AR TSV -> 3 to 5
- TSV mineral passivation (harsh environment)
- TSV polymer filling



# **TSV mid : high density driven**

- Increased Si thickness with High AR TSV -> 10 -> 15 -> 20
- Alternative technology AR20 (development 2015)



# **Temporary bonding**

- Zone bond 200 & 300mm
- Low temperature (200°C)
- High temperature (400°C) ongoing development on disruptive technology

# APPLICATION EXAMPLES IMAGE SENSORS

- Visible light
  - Cmos Image Sensors for consumers (mobile): CIS

# X-rays / Elementary particles


- CERN: Medipix experiment
- CERN: ATLAS experiment

#### **3D EVOLUTION: CIS IMAGING WITH** <u>ceatech</u> **e**11 **BOTTOM DIE** CMOS images sensor 3D demonstration (2012) The market is ready and 3D WLP supply chains exist 3D stack of 2 partitionned dies 65nm processor reported below a 130nm image sensor X80. 0K 20.00 Glass carrier CMOS Image sensor - TOP Coprocessor - BOTTOM Substrate 46.48µ CMOS BEOL I/O count Dimensions 5.0x4.4 mm<sup>2</sup> 3ML + APImage sensor 130 nm 80 ANR 3D-IDEAS project -3.4x3.5 mm<sup>2</sup> 65 nm 7ML + AP Coprocessor 164 2012 leti From, P. Coudrain et al. ECTC 2013


#### LETI CONFIDENTIAL

## TOWARDS HIGH DENSITY 3D BSI IMAGERS





- Step 2 : <u>3-layer 3D imager</u>: detector on 2 CMOS layers
  - Leti objective : demonstration in 2015-2016, technology in production in 2018-2019



LETI CONFIDENTIAL

Ceatech


- Visible light
  - Cmos Image Sensors for consumers (mobile): CIS

## X-rays / Elementary particles

- CERN: Medipix experiment
- CERN: ATLAS experiment

AH


# CERN - LETI project summary 2011 - 2015 Product : hybrid pixel detector for medical applications trafers (130nm) Suppression of lateral wire bonding Buttable sensors assembly: no dead zone between



LETI CONFIDENTIAL

sensor


#### **e**fi <u>Ceatech</u> **TECHNOLOGY ILLUSTRATION AND RESULTS**





## **MEDIPIX3 FUNCTIONAL RESULTS** (2013 - 2014)





Using the same test program as Wafer probing, generating the same classification. (Readout interface is a Fitpix USB device)


2 Wafers tested chip by chip (1 day of measurement per wafer)

→ No yield loss due to TSV technology except on wafer edge due to process edge exclusion

One TSV processed wafer was sent to ADVACAM company for : -Dicing of thinned wafer and selection of "good" chip candidates -Sn-Pb solder spheres were processed on Edgeless Sensor


EHT = 20.00 k WD = 6 mm

After reflow process



Pixel pad on ROC

SEM images courtesy of Advacam




First Edgeless-TSV assembly 5 were provided to CERN in October 2013

BGA pads on the back side redistribution layer have been prepared with low temperature solder spheres

Assembly has been done manually for several chip and the obtained "BGA" components could be mounted using standard equipment but with some care due to its fragility


Courtesy of Jerome ALOZY

#### LETI CONFIDENTIAL






First image obtained with a TSV processed hybrid pixel detector (flat field corrected)



# CeatechATLAS EXPERIMENT: FEI4 – READOUT ICFLIP CHIP INTERCO AND STRESS COMPENSATION LAYER

## **Particle detectors for ATLAS experiment (CERN)**



Particle detectors for ATLAS experiment (CERN)

- Realization of 60 µm fine pitch Cu pillars

- Stress management of ultra large & thin ASIC Read-out circuits (20x20 mm2)

 Develop an alternative wafer level back-side process, called Stress Layer Compensation (SLC), that compensates for the CTE mismatch of the ROIC CMOS front-side stack

Compensation effect needs to be dynamically effective with temperature ranging from ambient to solder reflow (260° C)

LETI CONFIDENTIAL





**E** 

FEI4 size: 20 x 18.9 mm2

Stress compensation layer applied on thinned wafer backside


Pixel Sensor µbumps

**CMOS** 

**SLC** 

Ceatech

# PROCESS FLOW FOR µBUMP FORMATION (FRONT SIDE) AND SLC (BACK SIDE) OF FEI4 CHIP



LETI CONFIDENTIAL

#### 3D for imaging sensors | Gabriel Parès April 2015

leti

## TOPOGRAPHY AND DEFORMATION MEASUREMENT (T.D.M.) UNDER THERMO-MECHANICAL LOAD


- Full-field/fast acquisition mode of the optical deformation of the sample dies under thermal load.
- Temperature of the sample is imposed with infrared heating on top and bottom sides of the samples.
- The out of plane resolution of the optics is  $\pm 3 \mu m$  and in-plane (x, y) detection ability is dl/l = 5 × 10<sup>-5</sup>.


#### Thermal profile

Ceatech


2 successive reflow profiles were lead. Each sample has undergone the same reflow profile (the chip where measured with 4 in the system).

The thermal profile was chosen to fit previous measurements conditions. But with TDM it is also possible to follow Jedec reflow (eg. with  $3^{\circ}C/s$  ramp-up).





#### 3D plot of the FE4 chip deformation at different temperatures



Profiles at subsequent temperature step

#### LETI CONFIDENTIAL


#### 3D for imaging sensors | Gabriel Parès April 2015

5 6


## Ceatech STRESS COMPENSATION LAYER RESULTS ON FEI4 CHIP



## Wafer level technology modules processed on FEI4 ROIC wafers



FEI4b deformation during temperature excursion corresponding to solder reflow




**LETI CONFIDENTIAL** 

## Ceatech TSV-LAST TECHNOLOGY ON 120µM THIN MEDIPIX RX CHIP



Medipix RX has the same front side thick BEOL than FEI4 Note : medipix die is smaller size (14x18 mm) than fei4 (20x20 mm)



→ TSV-last techno acts as a very promising stress compensation layer

(Offset value still an issue which needs to be worked out working on dielectric materials or other compressive layer)

#### LETI CONFIDENTIAL

# Ceatech

# **FEI4/SENSOR CHIP FLIP CHIP STACKING AT LETI**




- FEI4 functional chips with micro-bumps, thickness = 280 µm
- IBL functional chips with UBM Ti/Ni/Ag pads, thickness = 280 µm


Flip chip technology:

366.569 µm

362.0 - 360.D 358.0 - 356.0 38. 354.0 352.046 µm § 367


- Flux dipping of bottom die (FEI4)
- Pick and Place with high precision automated equipment (SET150)
- In Situ soldering by thermo-compression





LETI CONFIDENTIAL

# Ceatech OPEN3D PLATFORM PARTNERING WITH CMP: WORK FLOW OFFER



**LETI CONFIDENTIAL** 

3D for imaging sensors | Gabriel Parès April 2015

leti





- Continuous developments in 3D technology field involve:
  - High density and fine pitch interconnections
  - Low temperature interco
  - Reliability for critical applications (automotive, aerospace, medical)
  - Thermo-mechanical constraints, stress management
- Image sensor has long been a key driver for 3D and will continue to be, we see a lot of demands in this domain of applications
- CEA-Leti can provide a broad and mature 3D technology portfolio:
  - µbumping and solder interface CMOS post-processing
  - Flip chip stacking D2D and D2W
  - TSV-last
  - MPW is now open for 3D technologies provided by Leti