



# News from FEV\_COB



Roman Pöschl

... on behalf of



Funding through:



PHC Star: RECFEB




TYL/FKPPL Annual Meeting IPHC/Strasbourg – May 2017

- SiW ECAL is baseline for future LC detectors

➔ Optimized for Particle Flow Algorithm

Jet energy resolution 3-4%, Excellent photon-hadron separation

Remark: New kid on the block – Timing



The SiW ECAL in the ILD Detector

### Basic Requirements:

- Extreme high granularity
- Compact and hermetic (inside magnetic coil)


### Basic Choices:

- Tungsten as absorber material  
 $X_0=3.5\text{mm}$ ,  $R_M=9\text{mm}$ ,  $\phi=96\text{mm}$   
Narrow showers  
Assures compact design
- Silicon as active material  
Support compact design  
Allows for pixelisation  
Robust technology  
Excellent signal/noise ratio:  $\sim 10$

## Physics Prototype

Proof of principle

2003 - 2011




Number of channels :  
**9720**

Weight : ~ **200 Kg**

## Technological Prototype

Engineering challenges


2010 - ...



Number of channels :  
**up to 45360**

Weight : ~ **700 Kg**

## LC detector



**ECAL :**

**Channels : ~100 10<sup>6</sup>**

**Total Weight : ~130 t**


All well integrated in international collaborations as CALICE, AIDA-2020 and the Linear Collider detector concept

CALICE/LC R&D spawned off to LHC detectors (CMS, ATLAS and since recently also LHCb)

More details see talk by Vincent Boudry on Thursday morning

A layer is composed of several **short ASUs**:


- A.S.U. : **A**ctive **S**ensors **U**nits
- Similar layout for ATLAS HGTD





Interconnection with Flat flexible cable

**ASIC+PCB+SiWafer =ASU, 18x18cm<sup>2</sup>**


Wire Bonding or BGA



PCB is glued onto SiWafers



using a gluing robot



Some key numbers:

- ~10000 readout pads
- ~10000 interconnections
- Current peaks >10 A for 2ms
- Reliable signal propagation to be assured
- Further details in backup

Successful realisation of a long layer is maybe one of the most challenging R&D projects in worldwide detector R&D

## Two options:


### BGA packaged chips



**BGA version is safe incremental step:**

- test of chips before soldering ;
- Space for external decoupling capacitors
- Symmetric stacking will improve flatness, good for wafer gluing
- Optimal shielding of signal traces
- Solution for technological prototype**

### PCB with naked die (Chip-On-Board)



- Thin board (~1.2mm)  
**=> maximal channel density**
- Tests since 2015  
**=> Intensive test programme e.g. Noise and cross talk**
- New production for 2017

- ITAEC-ILC Group at LAL Collaborative Research PROGRAMME  
-internship to train for operating readout-electronic prototypes(6/3/2017~30/3/2017)




✓ ITAEC(IT Accelerator Engineering Center) at SKKU

- ✓ Pf.Chai
- ✓ Leader of ITAEC




Huisu Kim  
PhD in EEE at SKKU



Working with  
Roman, Adrian,  
Stephane and  
Remi




Bokyeom Kim  
Master in EEE at SKKU



+ Master student EEE Woojung Jun

- Produced by EOS Company South-Korea under supervision of SKKU/OMEGA/LAL  
10 board production autumn 2014, Four boards sent to LAL
- 3 Boards wire bonded at CERN in March 2015 and February 2016
- First debugging series at LAL in Summer/Autumn 2015







Support by:



LPNHE

## S-Curves ASIC0: w/o charge injection

S-Curve obtained  
by a successive  
lowering of  
ASIC Trigger threshold




In general rather smooth behaviour even w/o charge injection  
some disabled channels though

Studies by  
A. Chamseddine  
NPAC Internship 2016



## ASIC 1, 2

S-Curves ASIC3:  
with charge injection  
~2 MIP



- Tests carried out in 2015 and 2016 revealed no show stopper
- FEV8 design is however outdated, need to get in phase with current development
- FEV8\_COB -> FEV11\_COB

R. POESCHL S. CALLIER [LC FEV11\_COB\_C2-C10 162L CAO/LAL/ORSAY D. CUISY / P. RUSQUART 0164468349]

2/ TOP-PLANE :  
DOUBLE FACE FEV11\_COB\_Top-Top2  
Epaisseur 200u

3/ DIELECTRIC :  
Assemblage colle 100u  
4a20/ 9 COUCHES FEV11\_COB\_C2-C10  
Epaisseur 806u

Subclass Name	Type	Thickness (MM)	Dielectric Constant	Loss Tangent	Negative Annot	Shield	Width (MM)	Impedance (ohm)	Coupling Type	Spacing (MM)	DR20 (ohm)
1	SURFACE		1	0							
2	TOP	0.2	1	0							
3	DIIELECTRIC	0.1	4.5	0.05							
4	C2 SIG	0.035	1	0.05			0.120	32.439	EDGE	0.180	63.375
5	DIIELECTRIC	0.06	4.5	0.05							
6	C3 GND-AVDD	0.014	1	0.05							
7	DIIELECTRIC	0.075	4.5	0.05							
8	C4 AVDD	0.014	1	0.05							
9	DIIELECTRIC	0.06	4.5	0.05							
10	C5 DVDD	0.035	1	0.05							
11	DIIELECTRIC	0.12	4.5	0.05							
12	C6 GND SIG CAVITES	0.035	1	0.05			0.120	33.626	EDGE	0.180	65.645
13	DIIELECTRIC	0.06	4.5	0.05							
14	C7 AVDD	0.014	1	0.05							
15	DIIELECTRIC	0.075	4.5	0.05							
16	C8 SIG	0.014	1	0.05			0.120	29.224	NONE		
17	DIIELECTRIC	0.06	4.5	0.05							
18	C9 AVDD	0.035	1	0.05							
19	DIIELECTRIC	0.06	4.5	0.05							
20	C10	0.04	1	0			0.120	44.724	NONE		
21	BOTTOM		1	0							
22	SURFACE		1	0							

Total Thickness: 1.106 MM

C2 – C10 layout

- Design by Stephane Callier and Pascal Rusquart (LAL)
- Iterations during Summer 2016
- Broadly speaking FEV\_COB Is a compilation of two boards Top-Top2 C2 - C10 (Glued together)
- Sent to EOS in December 2016

Allegro PCB Designer (was Performance LI): fev11\_cob\_top-top2.brd Project: ...physicalphysical2

R. POESCHL S. CALLIER [LC FEV11\_COB\_Top-Top2 1622 CAO/LAL/ORSAY D. CUISY / P. RUSQUART 0164468349]

180

Select a via from the library or the database:

Name	Start	End
RG43	TOP	TOP
RS100M155	TOP	BOTTOM
M104	TOP	BOTTOM
FP105	TOP	BOTTOM
FP106	TOP	BOTTOM
M1300_400	TOP	BOTTOM
M120	TOP	BOTTOM
M148_230	TOP	BOTTOM
M150_200	TOP	BOTTOM
M170	TOP	BOTTOM
M180_300	TOP	BOTTOM
M180_300	TOP	BOTTOM

File: [X] Show Vias from the Library [X] Show Vias from the Database

Drilling Top-Top2

Allegro PCB Designer (was Performance LI): fev11\_cob\_c2-c10.brd Project: ...worklib/fev11\_sh/physical

R. POESCHL S. CALLIER [LC FEV11\_COB\_C2-C10 162L CAO/LAL/ORSAY D. CUISY / P. RUSQUART 0164468349]


180

Select a via from the library or the database:

































Name	Start	End
RG43	TOP	TOP
RS100M155	TOP	BOTTOM
M104	TOP	BOTTOM
FP105	TOP	BOTTOM
FP106	TOP	BOTTOM
M1300_400	TOP	BOTTOM
M120	TOP	BOTTOM
M140_230	TOP	BOTTOM
M150_200	TOP	BOTTOM
M170	TOP	BOTTOM
M180_300	TOP	BOTTOM
M180_300	TOP	BOTTOM

File: [X] Show Vias from the Library [X] Show Vias from the Database

Drilling C2-C10




- Organised through SKKU (Thanks to Prof. Chai, Woojung, Mitra ... )
- Intensive discussion to understand our requirements
  - Thin board, flat board ...
- May 2016 – Feedback on experience with FEV8\_COB and first discussion on FEV11\_COB
- January 2017 – Launch of FEV11 production

L1			
L2			0.1T H/H
			0.045 P.P(N.F)
			0.06 P.P(N.F)
L3			0.076T H/H
L4			0.06 P.P(N.F)
			0.06 P.P(N.F)
L5			0.076T H/1
L6			0.06 P.P(N.F)
			0.06 P.P(N.F)
L7			0.076 1/H
L8			0.06 P.P
			0.06 P.P
L9			0.076 H/H
L10			0.06 P.P
			0.06 P.P
L11			1/2 OZ COPPER



- Excellent communication with EOS company
- E.g. Proposal by EOS on wire drilling  
May prevent to have two glued boards  
Two glued boards was issue of discussion with French/European providers back in ~2011  
=> Optimised mechanical features!?
- Board is under production now
- Expect delivery of FEV11\_COB during Spring/Summer 2017

- In total 1.11mm thickness
- We “allowed” them to go thicker (up to 1.5mm) if this is beneficial for the mechanical features




- Adequacy for gluing will have impact on design
- In general flat surface should be beneficial for application of robot Devil is in the details
- e.g Probe point may need to be replaced to assure aspiration
- Submission of new FEV11\_COB scheme happened taking into account observations gluing experts (N.B.: and assembly experts of course)

Two meetings on gluing aspects of FEV\_COB at LPNHE during autumn



- Update of test bench
  - LDA -> GDCC
  - Calicoes/Pyrame v.before the war -> Recent version
  - Firmware update
- Update realised by Team of LAL, LLR, OMEGA ... THANKS
- Used for training of two students from SKKU Bokyeom Kim and Husui Kim
- Testbench will be shipped to SKKU in the coming two weeks (some delay due to other business, sorry)

- Data acquisition chain as described by students



- Training implied switch to updated DAQ hardware  
Devil is in the details, nice trigger curves towards the end of training
- Problems have the “advantage” that one goes into the details of a system


- Tests with FEV8\_COB revealed no show-stoppers
  - Option to equip FEV8\_COB with baby wafers but I rather prefer to phase it out
- Production of new PCBs on going
  - Move from FEV8 -> FEV11 scheme
  - Expect delivery towards end of Spring/beginning of Summer 2017
- Meetings with EOS company in May 2016 and January 2017
  - Emphasis on mechanical properties
  - Revision of metallisation of bonding pads (Check General Metal Finishing)
- All Korean solution requires finding a bonding company
- Migration to new DAQ Hardware
  - Material for test benches LAL and SKKU,
  - SKKU students were trained at LAL
  - Shipment of testbench to SKKU imminent
- FEV11\_COB and DAQ update will allow for smooth integration of COB in regular beam test stacks
  - Including tests at SKKU 6 MeV electron linac or MeV ITAEC proton cyclotron



# Backup

Intensive debugging during September 2015





Visit of two students from SKKU and one from Kyushu, possible thanks to FKPL



Team from SKKU (Korea), OMEGA, LAL and Kyushu

Particular thanks to Hiroto for helping to get the SKKU team going!!!!

## Chip0 after disabling of 7 channels: No charge injection




- S-Curves for Chip0 look reasonable up to excellent

- 192 DAC Counts is Common threshold for this ASIC (~1 – 1.5 MIPs)

- Remark: Tests with a better shielded Setup


-> 5-10 DAC counts smaller threshold



W/o electrical shielding:

Typical DAC threshold  
185 DAC Counts

killed point in Chip7







W/o improved shielding:





Typical DAC threshold  
~170 DAC Counts

- P2IO Project HIGHTEC (France)
  - 25kEUR for thin PCBs and DAQ Setup
- AIDA2020
  - Some money for new DAQ development (new hardware available ~mid-2017)
- PHC Star for travel
  - 16 kEUR (France), 30kEUR (Korea)
- FKPPL for travel
  - Funding to be decided at this FKPPL Meeting

S-Curves ASIC3:  
with charge injectio  
~2 MIP



S-Curves ASIC3:  
with charge injection  
~5 MIP



## List of excluded cells

	Channels	Test
ASIC 0	11, 17, 30, 52, 63	High Threshold Trigger
	44, 51, 55, 57	S-curves without Signal Injection*
	47	10 MIP Signal Injection
ASIC 1	30, 38	High Threshold Trigger
	22, 27	S-curves without Signal Injection*
	48	10 MIP Signal Injection
ASIC 2	30, 38	High Threshold Trigger
	21, 27	S-curves without Signal Injection*
	48	10 MIP Signal Injection
ASIC 3	0, 4, 45, 56	High Threshold Trigger
	2, 7, 11, 13, 20, 63	S-curves without Signal Injection*
	47	10 MIP Signal Injection
ASIC 4	7, 18	High Threshold Trigger
	9, 13, 17, 28, 30, 36, 61	S-curves without Signal Injection*
	48, 50	10 MIP Signal Injection
ASIC 5	26, 30	High Threshold Trigger
	53	S-curves without Signal Injection*
	47	10 MIP Signal Injection
ASIC 6	26, 30	High Threshold Trigger
	7, 8, 9, 10, 13, 14, 35	S-curves without Signal Injection*
	47	10 MIP Signal Injection
ASIC 7	46, 52	High Threshold Trigger
	20, 24, 33, 37, 38, 42, 44, 48	S-curves without Signal Injection*
	51**	10 MIP Signal Injection