# The ATLAS Pixel Detector for HL-LHC

Anna Macchiolo Max-Planck-Institut für Physik, Munich

Seminar at LAL, Orsay, 17 July 2018



Inner Detector:

- innermost part of ATLAS
- situated in a 2T solenoidal magnetic field
- barrel and disk regions
  - hermetically coverage

Components:

- Pixel Detector (PD/PIXEL)
  - 4 space-points
- Strip Detector (SCT)
  - 4 space-points
- Transition Radiation Tracker (TRT)
  - 36 space-points





A. Macchiolo, The ATLAS Pixel Detector for HL-LHC, 17 July 2018

### Silicon hybrid pixel detectors

- Hybrid pixel detectors are composed of sensor and read-out chip connected by solder bump-bonds
  - Monolithic pixel detectors combine read-out and sensor in one chip→ evaluated for HL-LHC
- Hybrid approach is powerful in terms of speed and radiation tolerance

### ATLAS chips working principle

Analogue block: sensor charge signal is amplified and compared to a programmable threshold by a discriminator.

Digital part: calculates and transfers the the 'time over threshold' to chip periphery, together with a hit pixel address and time stamp



3



### **Current ATLAS Inner Detector**

- Smaller pixel cell size:  $50x250 \ \mu m^2 \ vs \ 50x400 \ \mu m^2$
- New sensor technologies for Insertable B-Layer:
  - 200 μm thin planar sensors with reduced inactive edges
  - 3D sensors operating for the first time in HEP!







### The High Luminosity LHC: Roadmap



The LHC will be upgraded to the High Luminosity-LHC (HL-LHC) to produce up to 4000 fb<sup>-1</sup> of integrated luminosity until 2035

- benefits precision measurements in many physics channels
- allows studies of rare processes



### ITk Pixel requirements



Sustain / improve excellent performance of ATLAS Run2 also in HL-LHC environment

### **Radiation environment**

- Ultimate integrated luminosity considered ~ 4000 fb<sup>-1</sup>
  - Non-ionizing energy loss (NIEL) in the innermost layer:  $\Phi_{eq} \approx \sim (2.5-3) \times 10^{16} \text{ cm}^{-2}$
- At least one replacement needed for the two innermost pixel layers
- Radiation hard sensors and new read-out electronics





### ITk Pixel requirements

- Luminosity of up to 7.5x10<sup>34</sup> cm<sup>-2</sup>s<sup>-1</sup>,
- up to 200 interactions / 25 ns bunch crossing
   → Higher track density
- ID-TRT would have 100% occupancy at HL-LHC
- ID readout links would be saturated at HL-LHC

- A replacement of the present detector is by far not enough!
- Goal: Maintain occupancy at ≈ % (strips) and ‰ level (pixel), and increase spatial resolution
  - Higher granularity to keep occupancies low: 50x50 or 25x100  $\mu\text{m}^2$  pixels
  - Larger readout bandwidth capabilities



### The ITk Layout



- A 5-layer pixel detector
- Coverage up to  $\eta=4$
- Combined with the strip detector at least 9 (7) points up to  $|\eta|=2.7$  (2.7< $|\eta|<4$ )
- 10276 modules, 12.7 m<sup>2</sup>, 5x10<sup>9</sup> channels



- Inclined layout
- Inclined modules from  $|\eta| > 1.4 \rightarrow$  more hits per layer for one track
- Barrel and end-cap transition moved out in z → reduced material induced performance degradation
- Minimization of amount of silicon needed and of data rates



### **Pixel Mechanics**



The mechanical design concept has been verified with simulations and prototypes

- Thermal performance proven in all sub-systems: the straight and inclined barrel sections, end-caps
- Specifications may be relaxed thanks to a possible decrease of the CO<sub>2</sub> saturation temperature and a decrease of the specified FE power



A. Macchiolo, The ATLAS Pixel Detector for HL-LHC, 17 July 2018



### Local Supports - Barrel

- Design is based on the so called longeron:
  - A light filament winding structure carrying the modules on a thermal management cell
- Modules are first loaded on the cells that are then mounted on the longeron afterwards

Investigating the possibility of using quad modules in the inclined section to decrease the number of modules and simplify the loading procedure





- Services routed on support structures
- Designed to minimize mass of ring system and to improve tracking at high eta

### Local Supports in the Pixel End-caps

Pixel rings cover the high  $\eta$  region

• The number of rings and positions in z are optimised for hermetic coverage of tracks for each pixel layer, separately

• The pixels rings gives flexibility in location and number without large engineering changes





# **Material Budget**

All the design choices (thin sensors & electronics, use of CO<sub>2</sub> evaporative cooling, use of serial powering, etc.) greatly reduced the material budget in the acceptance region (compared to the current Pixel detector that has one layer less) ...

...and even more in the forward region up to  $\eta{<}5.5$ 

• Most of the reduction comes from cables, thanks to serial powering!



14

A. Macchiolo, The ATLAS Pixel Detector for HL-LHC, 17 July 2018



### The ITk Performance

- Tracking resolution and particle identification performance comparable to or better than in Run-2, even with μ~200, for ITk Inclined layout
- Shows that our reconstruction algorithms are performing well in this challenging environment, and proper choices have been made in terms of optimal layout geometry







### Tracking fake rate

- The fraction of tracks without a Geant4 truth match (fake rate) is below 10<sup>-5</sup>
  - ITk outperforms the current ATLAS tracker despites a factor of 10 more in μ.
  - This is due to enlarged lever arm and increased granularity.
- Tracking is robust against loosing up to two measurements due to component failures.



A. Macchiolo, The ATLAS Pixel Detector for HL-LHC, 17 July 2018



### The Hybrid Module

- The module baseline is the classic hybrid module, made of a passive sensor bump-bonded to a FE chip
- Most of the ITk pixel modules are "quads", one sensor interconnected to four FE chips



• A lot of experience has been accumulated in ATLAS with this type of detectors during LHC runs I and II

BUT ...

Factor 10 of increase in the number of modules  $\rightarrow$  assembly and interconnection simplification must be considered in the design phase



### The ITk Pixel Readout Chip

- Based on the RD53A chip
- Increased radiation hardness using TSMC 65 nm CMOS process
  - Expected >500 Mrad
- Very encouraging preliminary results obtained with the RD53A chips and modules
- New ITk chip prototype ready in summer 2019:
  - Expected decision on the analog flavor
  - ATLAS two level trigger support
- Data Transmission challenge:
  - FE ASIC uses 4x1.28 Gb/s links (ID now at 160 Mb/s)
  - 5.12 Gb/s used by one single FE chip in innermost layer and a full quad in the outermost layer
  - Aggregator chip is used to have to have 5.12 Gb/s in all links (~18k)





## **Pixel Sensors Technologies**

Sensors technology must be tailored to the radiation environment

- 3D sensors in the innermost layer
  - 150  $\mu$ m active thickness + up to 100  $\mu$ m of support wafer
  - Single-chip sensors tiled to form double or quad modules
  - Maximum fluence in the innermost layer:

1.3 x10<sup>16</sup> n<sub>eg</sub>/cm<sup>2</sup>

- Planar sensors
  - + 100  $\mu m$  active thickness in second layer
  - 150  $\mu$ m active thickness in outermost layers
  - Two and four-chip sensors
  - Maximum fluence in the second layer:

 $4 \text{ x} 10^{15} \text{ n}_{eq}/\text{cm}^2$ 



- Possible alternative for the fifth barrel layer: monolithic CMOS sensors:
  - Cost reduction with respect to hybrid modules
  - Radiation hardness up to  $10^{15} n_{eq}/cm^2$
  - Full size prototypes being evaluated now

# Comparison between the sensor baseline technologies

Thin planar sensors – 100-150  $\mu m$ 

3D sensors – 150  $\mu$ m



Smaller distance between the electrodes leads to higher radiation tolerance

- $\rightarrow$  Higher electric field for the same applied Voltage  $\rightarrow$  saturation of the drift velocity
- $\rightarrow$  Smaller drift time and reduced effect of the trapping on the charge carriers

# Comparison between the sensor baseline technologies

Thin planar sensors – 100-150  $\mu m$ 

Ap. Ag > 1 t



### Thin planar sensors (n-in-p):

- Lower power dissipation than thicker planar sensors
- Simple production process than 3D Drawbacks:
- Smaller initial signal (76 e<sup>-</sup>/μm)

A. Macchiolo, The ATLAS Pixel Detector for HL-LHC, 17 July 2018

3D sensors – 150  $\mu$ m



### 3D sensors:

- Low power dissipation thanks to reduced operational  $\rm V_{bias}$ 

### Drawbacks:

- Higher capacitance
- Lower yield, higher cost



# 3D Sensors-Technology

- Reduced thickness for ITk in comparison with IBL generation (230 µm thickness)
  - Support wafers needed in the production process





- Different productions of RD5<sup>3</sup>A sensors completed or ongoing at FBK, CNM and Sintef
  - $50x50 \ \mu m^2$  or  $25x100 \ \mu m^2$ 
    - $25x100 \ \mu m^2$ : 2E could be problematic for yield and 1E for radiation hardness, to be studied with RD53A modules

High p

Low p

2



## 3D Sensors-Test-beam Results

- Extreme radiation hardness
  - Hit efficiency > 97% at 100V for  $\Phi$ =1.4x10<sup>16</sup> n<sub>eq</sub> cm<sup>-2</sup>
  - Reduced electrode distance  $\rightarrow$  lower operational voltage
  - Power dissipation ~ 13 mW/cm<sup>2</sup>
- A higher plateau efficiency reached for the thinner sample due to the smaller diameter electrode columns with respect to the IBL generation



### **Planar Sensors**

- N-in-p technology chosen for cost reduction and easier handling
- Thinner sensors reach charge and hit efficiency saturation at lower bias voltages → reduced power dissipation
  - 100  $\mu$ m thin sensors baseline in the second layer
  - + 150  $\mu m$  thin sensors in the outermost layers
  - Localized charge loss due to biasing structures after irradiation → effect has to be evaluated with the lower threshold expected with the RD53A chip





### Technologies for thin planar pixel sensor productions

20

40

60



Different productions with RD53 compatible sensors and sensors for quad module prototyping



**Buried Oxide** Handle Wafer

3CB + UBM deposition

Ap. Ag > 1 t



Quad

Handle Wafer and Buried Oxide complete etching



120

A. Macchiolo, The ATLAS Pixel Detector for HL-LHC, 17 July 2018

# Planar Sensors – Pixel cell Design

- Hit efficiency reduction after irradiation
  - Charge trapping
  - Localized charge loss due to biasing structures
    - Punch-through
    - Poly-silicon resistors
  - Particularly affecting small pixel cells
- Effect has to be evaluated with the lower threshold expected with the RD53A chip





- $\Phi = 3 \times 10^{15} \text{ n}_{eq} \text{ cm}^{-2}$
- Poly-silicon resistor
- Modified FE-I4 compatible sensor
- Threshold= 2500 e
- Hit efficiency in 50x50 μm<sup>2</sup> cell =93.87%



- Encouraging results with the FE65-P2 demonstrator chip
  - Threshold 700 e



### Preliminary test-results with RD53 assemblies

- the chip settings were not been properly optimized by RD53 for these particular measurements
- associated systematic uncertainty in the results
- Low threshold and noise can be achieved
- 150  $\mu$ m thick sensors with PT and floating BR:
  - 99% hit efficiency at 50V







A. Macchiolo, The ATLAS Pixel Detector for HL-LHC, 17 July 2018

27



## **DMAPS** Developments

- Requirement for application in ATLAS ITk:
  - Fast charge collection to avoid trapping after irradiation and be 25 ns in-time efficient
  - Large depletion region for higher signals
- Higher rate capability

- DMAPS: Depletion is key for fast signal response and radiation hardness - Enabling technologies: High voltage process and high resistive wafers
- High granularity, Low material budget and power, Large area at reduced cost with respect to hybrid modules

|        | P-weil N-weil P-weil<br>Deep P-weil (PWELL) | Spacing Vce Spacing | P-well N-well P-well Deep P-well (PWELL) |
|--------|---|---------------------|--|
|        | iv implant                                  |                     | N implant                                |
| ~25 µm | P-Epitaxial Layer                           |                     |  |
| Ī      | P-Substrate                                 |                     |  |

A. Macchiolo, The ATLAS Pixel Detector for HL-LHC

Particularly interesting is the novel modified TJ-180 process:

- Full depletion radiation tolerant to bulk damage
- Small n-well collection electrode
- Small sensor capacitance →
   low noise and power
- Full size prototypes being evaluated as a possible technology for the barrel L4 in ITk





### **Powering Scheme**





A. Macchiolo, The ATLAS Pixel Detector for HL-LHC, 17 July 2018

Serial power to supply low voltage to modules in chain  $\rightarrow$  material reduction Enabled by special shunt circuit in RD53 chip

Parallel supplied HV, common return with LV

Protection to prevent the full chain to fail:

- PSPP chips to bypass the modules for LV protection. Up to 16 PSPP chips operated in a row → Fully functional!
- Fuses or switches to disconnect a module from HV (protection against shorts)





Several serial powering test setups:

- Test with up to 7 FE-I4 modules done so far.
- Tests for powering, noise introduction, cross-talk, ...
- All tests show a safe operation with no distortion from noisy modules etc.

In addition prototypes for thermo-fluidic and thermal tests with CO<sub>2</sub> cooling

Serial powering, mechanical, loading tests planned for 2019 with RD53A quads module



Electrical prototype with 7 FE-I4 quads under test A. Macchiolo, The ATLAS Pixel Detector for HL-LHC, 17 July 2018



Thermal prototype with heaters: thermal figure of merit achieved



## **Conclusions and Outlook**

Many exciting opportunities for precision measurements and new discoveries with the HL-LHC

- Extreme environment poses many challenges
- Many years of work have now resulted in the design of an all-silicon tracking detector for ATLAS that is able to tackle these challenges
- Currently working on the finalization of the pixel detector layout
- A lot of R&D is currently on-going :
  - Sensors and Front-End chips
  - Readout
  - Powering and protection
  - Layout and mechanics
- An enormous amount of work to do before installation in a bit less than 10 years time!



### **Additional Material**

21/02/2018



### Schedule

