




# IDROGEN Digitization board

Cedric Viou<sup>1</sup>  
Daniel Charlet<sup>2</sup>

On behalf of the NEBuLA / IDROGEN / DAQGEN developers




1 Station de radioastronomie de Nançay, Observatoire de Paris, CNRS/INSU

2 LAL, CNRS/IN2P3





- Historic
- DAQGEN, overview of the architecture
- IDROGEN
  - Hardware
    - Overall Synoptic
    - Clock trees
    - Components configuration
    - Hardware status
  - Firmware
    - Firmware status
  - Software
    - PCIe
    - Slow control
  - Documentation
- Mezzanine ADC




This board took advantage from the experience and know-how of different laboratories from IN2P3 :

- USB-blaster II from PCIe40 board: CPPM Marseilles
- IPMI : LPSC Grenoble
- IPbus: LPSC Grenoble (<https://ipbus.web.cern.ch/ipbus/>)
- Cadence IN2P3 CAD library: IPHC Strasbourg
- WhiteRabbit module from NEBuLA digitizer:
  - LAL + Nançay (Observatoire de Paris, CNRS/INSU)




- Derived from Nebula board
- White rabbit module
- Power supply tree

- In collaboration with SYRTE
- Observatoire de Paris
- Time-Frequency laboratory
- 400 fs after 1000 s and 1 km fibre




- **Standard : xTCA for Physics**
  - Faster learning curve for new teams
  - Reference hardware for new and/or existing devels
- Based on on-the-shelf equipments
- Crate controller : MCH from NAT
- Data read-out on backplane :
  - PCIe 4x Gen3 ou 10GbE.
- Crate data transfer :
  - PCIe-over cable (industrial NAT)
  - 100GbE (industrial NAT)
- Point to point Data read-out
  - 2x10GbE
  - 40GbE (future development)
- Board configuration : IPbus






- MTCA 4.0 standard, Double-width, full size AMC.
- FPGA : Intel/Altera 10GX027H4F34
- Stand alone power supply 12V
- VITA57.1 (FMC) slot.
  - 160 single-ended I/Os (80 LVDS) and/or up to 10 serial transceivers in a 40 x 10 configuration
- White Rabbit compliant.
- Front panel connectivity :
  - WR SFP+
  - QSFP+ 40G, USB
- Backplane connectivity :
  - 1Gbe IPbus, PCIe Gen3 x4
  - IPMI, CLK & trigger lane.
  - RTM connector : J30.
- Low cost



- 2 clocks synthesizers
  - LM04828 jitter-cleaner for RF clocks.
  - SI5338 low-jitter for transceiver ref clocks.
- All clocks on-board derive from synthesisers with single sources.
- All clocks routed in differential.
- Two dedicated JESD204B-compliant clocks
- Configured by µC
- Dedicated tools for configuration.




- LMK4828 clock in :
  - White-Rabbit module.
  - SMA connector.
  - RMT30 connector : CLK0.
  - FMC connector : LA\_CLK.
  - AMC connector : TCLKB.
- LMK4828 clock out :
  - FMC connector JESD204B compliant : Clk2\_bidir, Clk3\_bidir .
  - RTM : CLK1
  - FPGA : CLKREF, clk.
  - AMC\_CLK2
- FPGA received also direct clocks from different sources :
  - FMC connector
  - AMC connector
  - RTM connector




A improvement of the open hardware design have been done by LAL/Nançay Observatory.

- Based on LMK4828:
  - Ultra low noise clock jitter Cleaner with Dual Loop PLL
  - 90 fs RMS jitter
- Low noise VCXO and ref clock frequency modification
- Dedicated power supply.





- The serial links clocks are generated by a dedicated synthesiser (SI5338)

- Configured by  $\mu\text{C}$
- Input clock reference:
  - LM04828 clk\_free
  - “free-running” clock locked on ref\_in1
- Output clock:
  - Refclk AMC ETH0
  - Refclk ETH10G
  - CLKUSER
  - Max10




- Three FPGA configurations capabilities :
  - On-board serial Flash (active serial)
    - EPCQL 256kb
  - JTAG
    - On-board USB-blaster II
    - Connector
  - Remote update :
    - IPbus.
    - WhiteRabbit Ethernet link
    - PCIe (optional)






- The main components are configured by the µC through I<sup>2</sup>C and/or SPI.
- The on-board configuration (µC flash) is performed at power up.
- The configuration could be modified by:
  - USB with dedicated software
  - IPbus or WR through SPI bus (in development)
- The transceivers are read/configured by the ARRIA10
- µC is configured:
  - SPI dedicated connector.
  - SPI FPGA (not tested).

- IDROGEN-2 PCB currently in production
  - 2 pre-series board
- Test up to end of 2019
- 10-board production : beginning of February 2020.
  - 5 for PAON IV project (DIMACAV).
  - 1 for CPPM, CENBG (IN2P3)
  - 1 for IPHC (IPHC)
  - 2 for Nançay Observatory
- Delivery of boards : May 2020







The NOC firmware is developed using QSYS (now System Designer)

- Two QSYS Avalon master : IPbus & WR
  - WhiteRabbit PTP core, Avalon master bus.
    - Manage all functionalities for the WR
    - Etherbone protocol.
    - Interface to FPGA core by Wishbone to Avalon interface.
  - IPbus, Avalon master bus
    - Slow-control
    - Data read-out
- Users Logic, interface to FMC connector.
  - Avalon Slave interface.
  - Avalon Streaming source to data-transfer module
- Data transfer, data read-out
  - 2 x 10GbE Ethernet
  - PCIe Gen3 x4
  - 40GbE if IP available at IN2P3






- WR PTP core : CERN open-core
  - Tested
- Etherbone & Avalon bridge
  - Tested
- IPbus
  - Ongoing porting at LPSC
- Existing bloc to integrate for data transfer:
  - PHY, MAC : Intel IP
  - UDP framing (CASPER project)
  - ARP (CASPER project)
  - Users Logic :
  - ADC Ref design supplied by Analog-Devices.





- Intel IP PCIe Avalon-MM-DMA
- DMA transfers require :
  - One (or more) memory buffers allocated in host memory
  - Trigger DMA
    - By host, through register polling
    - By host, through Int (next development)
    - By application
- Currently developed in the PCIe40 board for CCPM/CERN for LHCb.
- To be transferred to IDROGEN board (same FPGA family)

- Based on 2 ends of a software link:
  - **IdrogenMMC**
    - Embedded software running on the ATmega128 of IDROGEN.
    - Based on MMC-DAQGEN library developed at LPSC.
  - **IdrogenTools**
    - Server-side GUI meant to configure and test IDROGEN.
    - C++ / Qt5 App developed for Linux/Windows




- Fond de panier**
  - IPMI
  - Adresse
  - Insertion
- HotSwap**
- Blue Led**
- Sensors**
  - Alarms
  - Événements
  - Refroidissement
  - Surveillance
- Custom**
  - Power Seq.
  - FPGA(s)
  - CI Spécifique
  - RTM



The screenshot displays the ATRIUM web application interface. The top navigation bar includes links for HOME, ARBORESCENCE, RECHERCHE, ESPACE PERSONNEL, DASHBOARD, TICKET SUPPORT, and DÉCONNEXION. The user is logged in as charlet@lal.in2p3.fr. The main content area shows the DAQGEN project details, including a search bar, tabs for Contenu, Résumé, Historique, and Archive, and a table of documents. The table has columns for Type, Titre, Atrium ID, Obs., Créé le, Auteur, Modifié le, Modifié par, Vrs., and Etat. A single document is listed with the title 'Adrien', created on 16 mars 2017, and authored by admin\_daqgen. Below the application, a browser window shows the GitLab interface for the DAQGEN group, with a sidebar for Overview, Details, and Activity, and a main content area for the group details.

- Schematics
- Board Layout
- Firmware
- Software
- Documentation




The motivation of the development of a new mezzanine instead of an on-the-shelf ADC mezzanine :


- include own PLL.
- ADC clock source : External clock

● Mezzanine main features :

- VITA57.1 (FMC)
- ADC 9680
- 2 channels
- 14 bits
- 1.25 GSPS
- JESD204B
- 2GHz analog bandwidth
- External trigger in



- PCB : 4 Layers
- Schedule :
  - Production of 2 prototypes : October.
  - Test : mid November.
  - Production of 6 boards : Beginning of 2020.





- IDROGEN-2 is being produced
- WhiteRabbit firmware adapted on ARRIA10
- Most firmware blocks written and tested, but full integration is to be done.
- IDROGEN-2 available beginning of 2020.
- ADC board available beginning of 2020
- OXIGEN (Xilinx-flavor IDROGEN) development will start soon.