

H21 / CRT electronic development status in France


CRT meeting - 13 November 2008

R. Ansari , on behalf of Saclay-Orsay
21 cm BAO team

Electronic chain modules

- **AEM** : Analog Electronic Module (Amplification, filtering, frequency shifter)
- **DCLK** : Clock and trigger distribution system
- **DFS** : Digitizer Frequency Separator (ADC-Board)
4 channel, 500 MHz sampling, with on the fly FFT capability, dual high speed optical data transfer
- **PDR** : PCI-Express data reception module


Analog chain for the RF prototype Board



RF board:

- 75Ω/50Ω inputs
- 2 channels per board
- Possibility of by-passing mixer to test the under-sampling approach.
- Possibility to "tune" the pass band filter

Local Oscillator → RF amplifier, mixer



Front panel plug-in (3U EuroCard)



Synchro ADC

Clock Synchronization Module


DCLK

Memtec
Platform Cable USB
Model: 04-02
Part Number: 04-02-004
Part Number: 04-02-004
Part Number: 04-02-004

XILINX
VIRTEX-II PRO
XC2VP20-1000

PLL Mixer OUT
LOT
LOP
RST Progn
Master Clock EXT
10MHz
Master Clock INT

1 2 3 4 5
6 7 8 9 10



TRACO POWER
IN 5V OUT 5V/600mA
TEM 3-0511

Control FPGA (Cyclone)

ADC + Stratix bloc

ADC + Stratix bloc

USB port



Optical digital outputs (2)

Input analog channels (4)

ALTERA
Cyclone
EP1C12024017N
L BC09S0743A

ALTERA
Stratix II
EP2SGX90EF11S2C3N
K AAC9X0743A
KOREA

ALTERA
Stratix II
EP2SGX90EF11S2C3N
K AAC9X0743A
KOREA



AEM (Analog Electronic)

- Filters have been redesigned to increase out of band rejection (in particular the LO - Local Oscillator rejection)
- Use of higher quality components (L,C)
- Test/validation of the possibility to use undersampling (without LO)

Clock Distribution

- Test of DISTCLK system with DFS (ADC-board)
- Current operating mode (next few months) : 50 MHz clock provided to the DFS , as well the Trigger=StartAcq (TRG) signal. Each digitization frame (packet) is started by the TRG signal

DFS (ADC-Board) - I

- Test and correction of on board PLL parameters (500 MHz ADC-clock , 125 MHz FPGA clock and 125 MHz serial link clock are generated on board
- Input stage (analog) redesigned to push the input bandwidth above the current 1 GHz limit
- Small corrections/repairs : all 4 channels on each of the two prototype boards are now working

DFS (ADC-Board) - 2

- Implementation of on the fly FFT on the FPGA.
- The firmware performing 4096 points FFT on the 2 ADC channels, on a single FPGA, in streaming mode is now working.
- FFT-firmware is being evaluated and debugged through the USB interface

PDR (PCI-Express) firmware

- A new firmware architecture has been designed and implemented to reach maximum bus capability
- The new architecture uses SGDMA (Scatter/Gather DMA), and can in principle handle up to 64 kB/128 kB data packets
- Sustained data transfer rate of ≥ 600 MB/sec has been demonstrated during tests on Dell PowerEdge 2900

On going work ...

- Tests with two PCI-Express boards on a single Dell PE2900 shows excellent performance → 500 MB/s per board
- Redesigned, more flexible acquisition/processing software (C++ , multithread)
- Tests under way to check data synchronisation with multi-channel acquisition in the lab
- Test at Nançay scheduled first week of December
- If OK, plan test campaign at Pittsburgh with 8 channels + beam-forming on PC's, as soon as possible, beginning of 2009

Short term plans ...

- We are building a 32 (+8+8) channel system :
 - ❖ $8+2 = 10$ additional PCI-Express board ordered (
 - ❖ Critical components (ADC's, FPGA) ordered for $8+2 = 10$ additional DFS (ADC-boards)
 - ❖ All corrections / modifications included in the PCB design.
 - ❖ Fabrication of $2+8 = 10$ DFS boards will be initiated soon
- Design and firmware test work on FPGA based correlator / beam former
- As a consortium or collaboration :
 - ❖ Try to define a common/reference system architecture and components